

**SEARCH REQUEST FORM Scientific and Technical Information Center - EIC2800**

Rev. 8/27/01 This is an experimental format -- Please give suggestions or comments to Jeff Harrison, CP4-9C18, 306-5429.

Date 5/2/03 Serial # 091602,395 Priority Application Date 6/22/00Your Name Thanhha Pham Examiner # 77023AU 2813 Phone 308-6172 Room CP4-4D19

In what format would you like your results? Paper is the default. PAPER DISK EMAIL

If submitting more than one search, please prioritize in order of need.

The EIC searcher normally will contact you before beginning a prior art search. If you would like to sit with a searcher for an interactive search, please notify one of the searchers.

Where have you searched so far on this case?

Circle:  USPTO  DWPI  EPO Abs  JPO Abs  IBM TDB

Other: \_\_\_\_\_

What relevant art have you found so far? Please attach pertinent citations or Information Disclosure Statements. 6,436,771What types of references would you like? Please checkmark:Primary Refs \_\_\_\_\_ Nonpatent Literature \_\_\_\_\_ Other \_\_\_\_\_  
Secondary Refs \_\_\_\_\_ Foreign Patents \_\_\_\_\_  
Teaching Refs \_\_\_\_\_What is the topic, such as the novelty, motivation, utility, or other specific facets defining the desired focus of this search? Please include the concepts, synonyms, keywords, acronyms, registry numbers, definitions, structures, strategies, and anything else that helps to describe the topic. Please attach a copy of the abstract and pertinent claims.Nitridation then oxidation surfacewith oxide layer & silicon surfaceto form different thickness gate oxide

Staff Use Only	Type of Search	Vendors
Searcher: _____	Structure (#) _____	STN _____
Searcher Phone: _____	Bibliographic _____	Dialog _____
Searcher Location: STIC-EIC2800, CP4-9C18	Litigation _____	Questel/Orbit _____
Date Searcher Picked Up: _____	Fulltext _____	Lexis-Nexis _____
Date Completed: _____	Patent Family _____	WWW/Internet _____
Searcher Prep/Rev Time: _____	Other _____	Other _____
Online Time: _____		

(12) **United States Patent**  
 Jang et al.

(10) Patent No.: **US 6,436,771 B1**  
 (45) Date of Patent: **Aug. 20, 2002**

(54) **METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH MULTIPLE THICKNESS GATE DIELECTRIC LAYER**

(75) **Inventor:** Syun-Ming Jang; Chen-Hua Yu; Mong-Song Liang, all of Hsin-Chu (TW)

(73) **Assignee:** Taiwan Semiconductor Manufacturing Company, Hsin-Chu (TW)

(\*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(11) **Appl. No.:** 09/690,2495

(22) **Filed:** Jul. 12, 2001

(31) **Int. Cl.:** H01L 21/8234

(52) **U.S. Cl.:** 438/275; 435/216; 435/279;

438/286; 438/287; 435/528; 438/591; 438/981

(58) **Field of Search:** 438/197, 216, 438/230, 275, 279, 286, 287, 320, 528, 585, 591, 981

(59) **References Cited**

**U.S. PATENT DOCUMENTS**

5,254,459 A 1/93/93 Nakata ..... 438/427  
 5,712,821 A 2/1998 Arai ..... 438/41  
 5,763,922 A 6/1998 Chau ..... 257/371  
 5,689,962 A 11/1997 Holloway et al. ..... 438/275  
 6,048,769 A 4/2000 Chau ..... 438/273  
 6,093,561 A 7/2000 Trivedi et al. ..... 438/769

6,171,311 B1 \* 1/2001 Yu ..... 438/275

Entered by Examiner

Examiner—Chen, C. (CJ, ac)

Assistant Examiner—Jack Chen

(74) **Attorney, Agent, or Firm:** George O. Saito; Stephen B. Ackerman

(57) **ABSTRACT**

Process sequences used to simultaneously form a first dielectric gate layer for a first group of MOSFET elements, and a second dielectric gate layer for a second group of MOSFET elements, with the thickness of the first dielectric gate layer different than the thickness of the second gate dielectric layer, has been developed. A first iteration of this invention entails a remote plasma nitridization procedure used to form a thin silicon nitride layer on a base, first portion of a semiconductor substrate, while simultaneously forming a thin silicon oxynitride layer on the surface of a first silicon dioxide layer, located on second portion of the semiconductor substrate. A thermal oxidation procedure that results in the formation of a thin second silicon dioxide layer, on the first portion of the semiconductor substrate, underlying the thin silicon nitride layer, while the first silicon dioxide layer, underlying the silicon oxynitride component of the composite dielectric layer, only increases slightly in thickness. A second iteration of this invention features the formation of a silicon nitride—first silicon dioxide, composite gate layer, on a first portion of a semiconductor substrate, with the composite gate layer used to control oxidation during a thermal oxidation procedure used to grow a second silicon dioxide layer, on a second portion of the semiconductor substrate.

6 Claims, 4 Drawing Sheets

